Explore projects

Goal of this project is the creation of a RISC-V processor with a partially custom instruction set, that can be adjusted at runtime through the integration of an eFPGA. The eFPGA is created using the FABulous Framework, an open source framework to create eFPGAs.

LAVIS master project wiki

Fork of https://github.com/FPGA-Research/FABulous

Frontend und Backend von Subato

Dokumentation und Tools zum Subato Task Exchange Format (STEF)

IntelliJ-Plugin für Subato