Explore projects

Goal of this project is the creation of a RISC-V processor with a partially custom instruction set, that can be adjusted at runtime through the integration of an eFPGA. The eFPGA is created using the FABulous Framework, an open source framework to create eFPGAs.

The mkimage tool for RPi. This repo is just for convenience, as the official repo also contains 3 huge toolchains.

Zweiter Prototyp eines autonomen Modellfahrzeugs, verwendet BeagleBoard-X15

Application-Independent System on Chip

simple python implementation of SHA-1 and SHA-3 [only PoC]

Programmcode für Bachelorarbeit "Konzeption und prototypische Umsetzung einer Integration einer Internet-of-Things-Plattform mit einer Datenanalyse-Plattform". Dazu gehören die Anwnedungsfälle und die Flink- und Kafka-Server.

OMG DDS implementation in Rust with a model driven approach to tailor the application.

Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware architectures.

fork of Binsec repository on Gitlab

Dokumentation und Tools zum Subato Task Exchange Format (STEF)